

40G QSFP+ ZR4 80km Optical Transceiver GQS-SPO400-ZR4C

Features

- ✓ 4 channels full-duplex transceiver modules
- ✓ 28 dB link insertion loss budget
- ✓ 4 X 10G LAN-WDM EML Integrated TOSA Cooling transmitter
- ✓ 4.5W maximum power dissipation
- ✓ Hot Pluggable QSFP form factor
- ✓ Up to 80km transmission on single mode fiber
- ✓ Duplex LC receptacles
- ✓ Built-in digital diagnostic functions
- ✓ Operating case temperature 0°C to +70°C
- ✓ 3.3V power supply voltage
- ✓ RoHS compliant(lead free)



Applications

- ✓ Rack to rack
- ✓ Metro networks
- ✓ Data centers Switches and Routers
- ✓ 40GBASE-ZR4 40G Ethernet

Description

This product is a 40Gbps transceiver module designed for optical communication applications compliant to 40GBASE-ZR4. The module converts 4 inputs channels of 10Gb/s electrical data to 4 channels of LAN WDM optical signals and then multiplexes them into a single channel for 40Gb/s optical transmission. Reversely on the receiver side, the module de-multiplexes a 40Gb/s optical input into 4 channels of LAN WDM optical signals and then converts them to 4 output channels of electrical data.

The central wavelengths of the 4 LAN WDM channels are 1295.56, 1300.05, 1304.58 and 1309.14 nm as members of the LAN WDM wavelength grid defined in IEEE 802.3ba. The high performance cooled LAN WDM EML transmitters and high sensitivity APD receivers provide superior performance for 100Gigabit Ethernet applications up to 80km links.




Figure1. Module Block Diagram

Absolute Maximum Ratings

These values represent the damage threshold of the module. Stress in excess of any of the individual Absolute Maximum Ratings can cause immediate catastrophic damage to the module even if all other parameters are within Recommended Operating Conditions.

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V_{cc}	-0.3	3.6	V
Input Voltage	V_{in}	-0.3	$V_{cc}+0.3$	V
Storage Temperature	T_s	-20	85	°C
Case Operating Temperature	T_c	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	V_{cc}	3.13	3.3	3.47	V
Operating Case Temperature	T_c	0		70	°C
Data Rate, each lane	fd		10.3125	11.15	Gb/s
Humidity	Rh	5		85	%
Power Dissipation	P_m			4.5	W
Fiber Bend Radius	R_b	3			cm

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z_{in}	90	100	110	ohm
Differential Output Impedance	Z_{out}	90	100	110	ohm
Differential Input Voltage Amplitude ¹	ΔV_{in}	300		1100	mVp-p
Differential Output Voltage Amplitude ²	ΔV_{out}	300		900	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER		E-12		
Input Logic Level High	V_{IH}	2.0		V_{CC}	V
Input Logic Level Low	V_{IL}	0		0.8	V
Output Logic Level High	V_{OH}	$V_{CC}-0.5$		V_{CC}	V
Output Logic Level Low	V_{OL}	0		0.4	V

Note:

1. Differential input voltage amplitude is measured between TxnP and TxnN.
2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit
Transmitter					
Data Rate, each Lane	fd		10.3	11.15	Gbps
Center Wavelength	L0	1294.53	1295.56	1296.59	nm
	L1	1299.02	1300.05	1301.09	
	L2	1303.54	1304.58	1305.63	
	L3	1308.09	1309.14	1310.19	
Total Average Launch Power	P_{out}			12.5	dBm
Average Optical power, each lane	P_{AVG}	4		7	dBm
Difference in launch power between any two lanes (OMA)				3.6	dB
Extinction Ratio	ER	5.5			dB
SMSR	SMSR	30			dB
Average Launch Power of OFF Transmitter (each lane)	P_{off}			-30	dB
Relative Intensity Noise	RIN			-128	dB/Hz
Transmitter Eye Mask definition: X1, X2, X3, Y1, Y2, Y3	{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}				
Jitter Generation		Per OTL3.4 section 4.14.1			
Receiver					
Data Rate, each Lane	fd		10.3	11.15	Gbps

Center Wavelength	L0	1294.53	1295.56	1296.59	nm
	L1	1299.02	1300.05	1301.09	
	L2	1303.54	1304.58	1305.63	
	L3	1308.09	1309.14	1310.19	
Average Receive Power, each lane	RXPx	-24		-4.5	dBm
Receiver sensitivity Average, each lane	SEN			-24	dBm
Damage Threshold, each lane	PMAX			3.8	dBm
Return Loss	RL			-26	dB
Jitter Tolerance		Per OTL3.4, G.8251			
Vertical eye closure penalty, each lane				2.2	dB
Receive electrical 3 dB upper cutoff frequency, each lane				12.3	GHz
LOS Assert	LOS _A	-35			dBm
LOS Deassert	LOS _D			-25	dBm
LOS Hysteresis	LOS _H	0.5			dB

Pin Description

Pin	Logic	Symbol	Name/Description
1		GND	Module Ground ¹
2	CML-I	Tx2-	Transmitter inverted data input
3	CML-I	Tx2+	Transmitter non-inverted data input
4		GND	Module Ground ¹
5	CML-I	Tx4-	Transmitter inverted data input
6	CML-I	Tx4+	Transmitter non-inverted data input
7		GND	Module Ground ¹
8	LVTTL-I	MODSEIL	Module Select ²
9	LVTTL-I	ResetL	Module Reset ²
10		VCCR _x	+3.3V Receiver Power Supply
11	LVC MOS-I	SCL	2-wire Serial interface clock ²
12	LVC MOS-I/O	SDA	2-wire Serial interface data ²
13		GND	Module Ground ¹
14	CML-O	RX3+	Receiver non-inverted data output
15	CML-O	RX3-	Receiver inverted data output
16		GND	Module Ground ¹
17	CML-O	RX1+	Receiver non-inverted data output
18	CML-O	RX1-	Receiver inverted data output
19		GND	Module Ground ¹
20		GND	Module Ground ¹
21	CML-O	RX2-	Receiver inverted data output
22	CML-O	RX2+	Receiver non-inverted data output
23		GND	Module Ground ¹
24	CML-O	RX4-	Receiver inverted data output

25	CML-O	RX4+	Receiver non-inverted data output
26		GND	Module Ground ¹
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND
28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board ²
29		VCCTx	+3.3V Transmitter Power Supply
30		VCC1	+3.3V Power Supply
31	LVTTL-I	LPMODE	Low Power Mode ²
32		GND	Module Ground ¹
33	CML-I	Tx3+	Transmitter non-inverted data input
34	CML-I	Tx3-	Transmitter inverted data input
35		GND	Module Ground ¹
36	CML-I	Tx1+	Transmitter non-inverted data input
37	CML-I	Tx1-	Transmitter inverted data input
38		GND	Module Ground ¹

Note:

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.




Figure 2. Electrical Pin-out Details

ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

ResetL Pin

Reset. LPMODE_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

LPMode Pin

Gigalight QSFP+ modules operate in the low power mode (less than 3.5 W power consumption). This pin active high will decrease power consumption to less than 3W.

ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

DIAGNOSTIC MONITORING INTERFACE

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	+3	degC	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

Notes:

Due to measurement accuracy of different single mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.

Digital diagnostics monitoring function is available on all Gigalight QSFP28 module. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 3. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to

enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.




Figure3. QSFP Memory Map

Byte Address	Description	Type
0	Identifier (1 Byte)	Read Only
1-2	Status (2 Bytes)	Read Only
3-21	Interrupt Flags (31 Bytes)	Read Only
22-33	Module Monitors (12 Bytes)	Read Only
34-81	Channel Monitors (48 Bytes)	Read Only
82-85	Reserved (4 Bytes)	Read Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Reserved (4 Bytes)	Read/Write
123-126	Reserved (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write

Figure4. Low Memory Map

Byte Address	Description	Type
128-175	Module Thresholds (48 Bytes)	Read Only
176-223	Reserved (48 Bytes)	Read Only
224-225	Reserved (2 Bytes)	Read Only
226-239	Reserved (14 Bytes)	Read/Write
240-241	Channel Controls (2 Bytes)	Read/Write
242-253	Reserved (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

Figure5. Page 03 Memory Map


Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mb/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 μ m (1 Byte)	Link length supported for EBW 50/125 μ m fiber, units of 2 m
144	Length 50 μ m (1 Byte)	Link length supported for 50/125 μ m fiber, units of 1 m
145	Length 62.5 μ m (1 Byte)	Link length supported for 62.5/125 μ m fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand [†]
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tol. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure6. Page 00 Memory Map

Page02 is User EEPROM and its format decided by user.

The detail description of low memory and page00.page03 upper memory please see SFF-8436 document.

Mechanical Dimensions



Unit(MM)

Figure 7. Mechanical Specifications

Regulatory Compliance

Gigalight's GQS-SPO400-ZR4C QSFP transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Agency	Standard
Laser Eye Safety	FDA/CDRH	CDRH 21 CFR 1040 and Laser Notice 50
Laser Eye Safety	TÜV	EN 60825-1:2007 EN 60825-2:2004+A1+A2
Electrical Safety	TÜV	EN 60950
Electrical Safety	UL/CSA	CLASS 3862.07 CLASS 3862.87

Complies with FDA performance standards for laser products except for deviations pursuant to Laser Notice No.

50, dated June 24, 2007.

References

1. QSFP+ MSA
2. Ethernet 40GBASE-ER4 IEEE802.3bm
3. ITU-T G.695: Optical Interfaces for Coarse Wavelength Division Multiplexing Applications, October 2010.
4. Directive 2011/65/EU of the European Council Parliament and of the Council, “on the restriction of the use of certain hazardous substances in electrical and electronic equipment”. Certain products may use one or more exemptions as allowed by the Directive.

CAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering Information

Part Number	Product Description
GQS-SPO400-ZR4C	40GE QSFP ZR4, LAN_WDM 80km

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by Gigalight before they become applicable to any particular order or contract. In accordance with the Gigalight policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of Gigalight or others. Further details are available from any Gigalight sales representative.

E-mail: sales@gigalight.com

Official Site: www.gigalight.com

Revision History

Revision	Date	Description
V0	Oct-20-2024	Advance Release.